logo

4. Computer Organization and Embedded System (ACtE04)

1. Which of the following is a function of the control unit in a CPU?

2. What does the term "RISC" stand for in computer architecture?

3. Which of the following is NOT a characteristic of CISC architecture?

4. What is the primary purpose of pipelining in computer architecture?

5. In which type of memory are the instructions and data stored temporarily during CPU execution?

6. Which of the following is an addressing mode in computer architecture?

7. Which is the primary difference between RISC and CISC processors?

8. What does the term "cache memory" refer to?

9. What is the purpose of cache mapping in cache memory design?

10. Which of the following is NOT a cache replacement algorithm?

11. Which of the following is a characteristic of Direct Memory Access (DMA)?

12. Which of the following best describes a multiprocessor system?

13. Which type of memory is designed to store data that doesn't change frequently and can be accessed randomly?

14. In the context of embedded systems, which of the following is true?

15. What does the term "task synchronization" refer to in a real-time operating system?

16. What is an example of a task scheduling algorithm in a real-time operating system?

17. What is the function of device drivers in an operating system?

18. Which of the following is NOT a characteristic of an embedded system?

19. What is the primary function of a real-time operating system (RTOS)?

20. Which of the following is true about an open-loop control system?

21. In VHDL, which of the following is used to represent the overflow condition?

22. In VHDL, which of the following defines a process?

23. Which of the following VHDL statements is used for conditional logic?

24. Which of the following is NOT a mode of data transfer in I/O systems?

25. What is the primary function of an Arithmetic and Logic Unit (ALU) in the CPU?

26. In a CPU, what does the "instruction format" refer to?

27. What type of memory is typically used for storing instructions that are frequently accessed?

28. Which of the following is a characteristic of RISC architecture?

29. In the context of computer organization, what does "pipelining" aim to achieve?

30. Which of the following cache mapping techniques uses the entire address to determine the cache location?

31. In a multiprocessor system, which type of interconnection structure allows multiple processors to communicate simultaneously?

32. Which of the following is true about cache memory?

33. What is the primary function of a memory management unit (MMU)?

34. Which of the following is a major disadvantage of CISC (Complex Instruction Set Computer) architecture?

35. What type of control structure in an embedded system is used to maintain synchronization between tasks?

36. In embedded system design, what is the purpose of using a custom single-purpose processor?

37. What type of memory is typically used for storing data that must be preserved even when the system is powered off?

38. What does the term "multiprocessing" refer to in the context of an operating system?

39. Which of the following is the correct order of the memory hierarchy from fastest to slowest?

40. Which of the following is an example of an embedded system?

41. What is the key characteristic of a real-time operating system (RTOS)?

42. In embedded system design, which factor is crucial when optimizing custom single-purpose processors?

43. What is the primary advantage of using VHDL in hardware design?

44. What is the purpose of "task synchronization" in real-time systems?

45. In VHDL, what does a process statement define?

46. Which of the following is a primary function of the control unit in a CPU?

47. What is the main difference between RISC and CISC architectures?

48. Which of the following is an example of an arithmetic operation performed by the ALU?

49. Which addressing mode involves specifying an operand as a constant value within the instruction?

50. In pipelining, what is the primary benefit of overlapping instruction fetch, decode, and execute stages?

51. What is the function of cache memory in a computer system?

52. What is a characteristic of Direct Memory Access (DMA) in I/O systems?

53. What is the key difference between primary memory and secondary memory?

54. Which of the following is true about memory write policies in cache memory?

55. Which of the following best describes a multiprocessor system?

56. Which of the following defines the purpose of inter-processor communication in a multiprocessor system?

57. Which type of embedded system is used for specific applications such as automobiles, home automation, or medical devices?

58. Which of the following statements about embedded systems is true?

59. What is the main advantage of using a real-time operating system (RTOS)?

60. In an embedded system, what does the term "task synchronization" refer to?

61. What does the term "task scheduling" refer to in an embedded system?

62. In VHDL, which of the following is used to define the behavior of a combinational circuit?

63. Which VHDL construct is used to describe the behavior of sequential circuits?

64. In VHDL, how is an overflow condition detected in a signed binary addition operation?

65. What is the role of the "this pointer" in C++ classes?

66. What is the key characteristic of a virtual function in object-oriented programming?

67. What does "operator overloading" allow in C++?

68. Which of the following is a primary function of the control unit in a CPU?

69. What is the main difference between RISC and CISC architectures?

70. Which of the following is an example of an arithmetic operation performed by the ALU?

71. Which addressing mode involves specifying an operand as a constant value within the instruction?

72. In pipelining, what is the primary benefit of overlapping instruction fetch, decode, and execute stages?

73. What is the function of cache memory in a computer system?

74. What is a characteristic of Direct Memory Access (DMA) in I/O systems?

75. What is the key difference between primary memory and secondary memory?

76. Which of the following is true about memory write policies in cache memory?

77. Which of the following best describes a multiprocessor system?

78. Which of the following is a primary function of the control unit in a CPU?

79. What is the main difference between RISC and CISC architectures?

80. Which of the following is an example of an arithmetic operation performed by the ALU?

81. Which addressing mode involves specifying an operand as a constant value within the instruction?

82. In pipelining, what is the primary benefit of overlapping instruction fetch, decode, and execute stages?

83. What is the function of cache memory in a computer system?

84. What is a characteristic of Direct Memory Access (DMA) in I/O systems?

85. What is the key difference between primary memory and secondary memory?

86. Which of the following is true about memory write policies in cache memory?

87. Which of the following best describes a multiprocessor system?

88. Which of the following is a primary function of the control unit in a CPU?

89. What is the main difference between RISC and CISC architectures?

90. Which of the following is an example of an arithmetic operation performed by the ALU?

91. Which addressing mode involves specifying an operand as a constant value within the instruction?

92. In pipelining, what is the primary benefit of overlapping instruction fetch, decode, and execute stages?

93. What is the function of cache memory in a computer system?

94. What is a characteristic of Direct Memory Access (DMA) in I/O systems?

95. What is the key difference between primary memory and secondary memory?

96. Which of the following is true about memory write policies in cache memory?

97. Which of the following best describes a multiprocessor system?

98. Which of the following is a primary function of the control unit in a CPU?

99. What is the main difference between RISC and CISC architectures?

100. Which of the following is an example of an arithmetic operation performed by the ALU?

101. Which addressing mode involves specifying an operand as a constant value within the instruction?

102. In pipelining, what is the primary benefit of overlapping instruction fetch, decode, and execute stages?

103. What is the function of cache memory in a computer system?

104. What is a characteristic of Direct Memory Access (DMA) in I/O systems?

105. What is the key difference between primary memory and secondary memory?

106. Which of the following is true about memory write policies in cache memory?

107. Which of the following best describes a multiprocessor system?

108. Which of the following is a primary function of the control unit in a CPU?

109. What is the main difference between RISC and CISC architectures?

110. Which of the following is an example of an arithmetic operation performed by the ALU?

111. Which addressing mode involves specifying an operand as a constant value within the instruction?

112. In pipelining, what is the primary benefit of overlapping instruction fetch, decode, and execute stages?